This paper presents two current mirror circuits for low-voltage applications. Unlike most current mirrors that use stacked transistors in the output branch to boost the output resistance, the proposed designs use current compensation techniques to achieve high output resistance. By avoiding stacked transistors in the output branch, the minimum output voltages of the proposed circuits are significantly lower compared to those of other current mirror circuits with comparable output resistance. Particularly, the first design emphasizes on reducing the minimum output voltage to an extremely low level of around 20mV. The second design stresses minimizing implementation cost. Compared to a simple current mirror circuit, the second design requires only one additional transistor but boosts the output resistance by more than 10 times. Both circuit analysis and simulations are presented to examine the performance of the proposed designs.
I. Introduction
Current mirrors (CM) are essential building blocks of analog circuits. Two critical parameters of a CM circuit are its output resistance and the minimum output voltage , . The latter is also referred to as the CM compliance voltage and is to maintain the accuracy of the input and output current relation. A large enhances the accuracy of the CM circuit and helps achieve high amplifier gain when the CM circuit is used as the active load of the amplifier. Meanwhile, a small , improves signal headroom, which is highly desirable in low-voltage design. In general, the efforts to improve one often negatively affects the other, which leads to an increasingly difficult trade-off with the scaling down of circuit supply voltage.
Traditionally, of a CM circuit is improved by placing an additional transistor M3 on top of mirror transistor M2 as shown in Figure 1 (a). This isolates M2 from output voltage variations and hence helps stabilize output current . By using different methods to generate M3 gate voltage , this structure has evolved into several well-known CM topologies, including classical cascode, wide-swing cascode, and gate regulated CM circuits [8, 12] is also about 2 due to stacked transistors M2 and M3. In addition to the efforts to boost , other techniques have been developed to improve the CM input and output current matching [9, 2] or to reduce the required voltage level at CM input nodes [1, 10] . Nevertheless, these techniques still assume the cascode structure and hence cannot further reduce , below 2 .
Fig. 1 Techniques to improve CM output resistance
Besides the aforementioned cascode structure, there is an alternative approach to improve CM as shown in Figure 1 (b) . In the figure, the output branch mirror transistor is modeled by an ideal transistor M2 in parallel with transistor output resistance ro2. , the current flowing through ro2 varies according to the CM output voltage. If a compensation current , which accurately tracks , is added to the CM input branch, then the CM output current will not be affected by the variations of the CM output voltage. This method is referred to as current compensation technique in the paper. Since this approach does not require stacked transistors in its output branch, its , can be reduced below 2 , making it more appealing in low-voltage design.
A CM circuit with current compensation technique is shown in Figure 1 (c) [4, 7, 11] . It uses an amplifier to keep the drain voltages of M1 and M2 at the same level. If M1 and M2 are matching devices and have the same output resistance, the currents due to the finite output resistance of M1 and M2 accurately track each other. Hence, the circuit manifests high and has , around . Once the output voltage is below , M1 and M2 enter linear region and the circuit loses its effectiveness to keep the drain potentials of the mirror transistors equal. Note that this circuit contains a positive feedback loop (amplifier negative input and M2) and a negative feedback loop (amplifier positive input and M1). To make it stable, the impedance at its input node should be larger than that at its output node. A detailed stability analysis for this type of CM circuits is discussed in [11] . Due to the amplifier feedback, the circuit copies its output node voltage to its input node. To achieve high and wide voltage swing, its input node should have high impedance and wide swing as well. Such constraints complicate the design of its input source and limit its applications. The CM circuits in [3, 10] implement similar current compensation schemes and avoid the above constraints by using cascode structure in the CM output branch. However, this increases CM , to 2 level, making them unsuitable in ultra-low voltage applications. * is the impedance observed at the input node of the CM circuit. The circuit in [4, 7] has a negative output resistance. Table 1 summarizes the achievable and , of various CM circuits. In the table, and denote transistor transconductance and output resistance; is the gain of the amplifier used in the design. Clearly, the , of CM circuits with the stacked structure is about 2 or above, with the exception of the circuit in [5] , in which one of the stacked transistors operates in linear region. Meanwhile, the current compensation based CM circuits in [4, 7] reduce , to level, but suffer from several limitations as discussed earlier. This paper presents two low-voltage current compensation based CM circuits whose and , are listed in the last two rows of the table. The first design, referred to as high-performance CM circuit, emphasizes on pushing , to an extremely low level that is around 20mV. Unlike the previous low-voltage CM circuit [4, 7] , the proposed design does not require the CM input node to have high impedance and wide swing. The second design, referred to as output resistance boosted simple CM circuit (ORBCM), stresses minimizing the implementation cost. It requires only one additional transistor but significantly boosts compared to a simple CM circuit. Both circuit analysis and simulations are presented to discuss their design considerations and to demonstrate their superb performance.
The rest of the paper is organized as follows. Section 2 describes the proposed high-performance CM circuit. Its output resistance and stability are also discussed in this section. The ORBCM circuit and its design considerations are presented in Section 3. Circuit simulation results are presented in Section 4 and the paper is concluded in Section 5.
II. Proposed high-performance current mirror circuit
The proposed high-performance CM circuit is shown in Figure 2 . It uses a feedback loop consisting of amplifier A1 and transistor M2 to ensure NMOS mirror transistors M1 and M4 have the same drain voltage. Thus, the CM output precisely tracks 4 . Meanwhile, another feedback loop comprised of amplifier A2, transistors M4, M2 and M3 forces PMOS mirror transistors M3 and M5 to have the same drain potential, resulting in 3 = 5 . Since 3 = and 4 = 5 , we have = . To further illustrate how the input and output current relation is enforced by the feedback loops in a dynamic manner, we assume increases by Δ . Then the output of amplifier A1 increases and so does 4 . This momentarily causes 4 to increase, mainly due to the finite output resistance of M4 with the assumption that M4 gate voltage is not affected yet. The increase on 4 is then passed to 3 and subsequently causes M3 gate voltage to decrease. As a result, amplifier A2 decreases M1 and M4 gate voltage to settle the circuit into a new stable state. Thus, the mechanism to realize current compensation can be summarized as follows. When increases, so does current 1 , the current flowing through M1 output resistance 1 . The feedback system reduces the gate voltage of M1 such that the current reduction due to decreased compensates the increase on 1 .
Fig. 2 Proposed high-performance CM circuit

Fig. 3 Small signal model of the proposed CM circuit
The small signal model of the proposed circuit is shown in Figure 3 . Note that frequency compensation capacitors C1~3 in Figure 2 are not included in the small signal model. As detailed in Appendix A, the of the proposed circuit can be derived as: 
The proposed circuit has several advantages over the previous designs [4, 7] . First, mirror transistors M1 and M4 are not directly contained in the feedback loop that controls their drain potential. Thus, even if M1 and M4 leave saturation region, the feedback loop can still keep their drain voltages at the same level, which allows , of the proposed circuit to be reduced below . Second, the proposed circuit does not copy the output voltage level to its input node and hence eliminates the requirements of high impedance and wide swing for its input node. This simplifies the CM input driving circuit design and improves current matching.
Since the proposed circuit contains several feedback loops, stability is an important design concern. First, compensation capacitors C1~3 are used to improve the phase margin of the aforementioned negative feedback loops. These capacitors also perform frequency compensation for amplifiers A1 and A2. Second, there is a positive feedback loop comprised of the positive input of amplifier A1, transistor M2, the positive input of amplifier A2, and transistor M1. As shown in Appendix B, its open loop gain 1 can be derived as: 
This indicates that the positive feedback loop gain is always smaller than 1 and hence it does not undermine the stability of the proposed circuit.
III. Output resistance boosted simple current mirror circuit
The proposed ORBCM circuit strives to improve CM output resistance with minimized hardware overhead. Compared to the simplest CM circuit in Figure 4 (a) , the proposed circuit depicted in Figure 4 . Meanwhile, Δ is propagated to the drain terminal of M4 since 3 is constant thanks to the relatively stable 3 . Thus, the change on the current flowing through the output resistance of M4 is The small signal model of the ORBCM circuit is shown in Figure 4 (c). As described in Appendix C, its output resistance can be derived as: 
It shows that can be significantly improved if 1 ≈ 4 . Since M1 and M4 are different types of transistors, achieving exact matching between 1 and 4 may not be realistic. However, as long as 1 and 4 are reasonably close, the proposed CM circuit will have much higher than the simple CM circuit and this is achieved with using only one additional transistor. Although process variations will affect the matching between 1 and 4 , simulation results demonstrate that the proposed design retains its high advantage at the presence of process variations. Finally, if 1 > 4 , the ORBCM circuit will manifest a negative output resistance, which can be tolerated in various applications, e.g. the CM circuit functioning as the tail current source of differential amplifiers. However, if a negative resistance is undesirable, 4 can be designed to be larger than 1 with adequate design margin.
Fig. 4 Proposed ORBCM circuit and its small signal model
The ORBCM circuit also contains a positive feedback loop comprised of two stages. The first stage is a source degenerated common source (CS) amplifier with M3 as the amplification device and diode-connected M2 as the active load. The second stage is the CS amplifier with amplification device M1. Assume is the load resistance at the ORBCM circuit output. The loop gain of the positive feedback can be derived as:
Therefore, the positive feedback will not cause instability in practical applications.
IV. Circuit simulation results
The two proposed circuits are designed using a 0.13µm CMOS technology and operate with a single 1.2V power supply. Circuit simulations show that the proposed high-performance CM circuit can simultaneously achieve high and extreme low , that is about 20mV. Its stability is also validated by simulation results. For the ORBCM circuit, simulation results demonstrate that it improves by more than 10 times compared to a simple CM circuit.
Simulations are also conducted to study the impact of process variations and to demonstrate the advantages of using the ORBCM circuit in amplifier design.
A. Proposed high-performance CM circuit
In the design of the proposed high-performance CM circuit, two-stage topologies are used for amplifiers A1 and A2 to achieve moderate gain and relatively large output swing. If the mirror transistors have large size, the amplifier output swing requirement will be relaxed and, subsequently, single-stage differential amplifiers can be used. The amplifier schematics are given in Figure 5 and the types of amplifier input devices are selected based on their common mode input range requirements. Transistor sizes used in the design are listed in Table 2 and the compensation capacitors are selected as: 1 = 0.1 , 2 = 0.1 , and 3 = 0.2 . The attained gains for amplifiers A1 and A2 are 31 and 42, respectively. The CM circuit is designed for an output current of 6 µA.
Fig. 5
Amplifier circuits used in the high-performance CM circuit For comparison purposes, the CM circuits in [4, 5] are also designed and simulated using the same CMOS technology. The schematic of the circuit in [4] is shown in Figure 1 (c) . It uses the same mirror transistor sizes as that of M1 and M4 in the proposed design and amplifier A1 is used in the feedback loop. The transistor sizes of the circuit in [5] are selected following the techniques in [5] with targeted output current of 6 µA. Figure 6 plots the output currents of the three CM circuits. If the compliance voltage is selected as the output level at which the output current differs from the ideal value by 1%, the compliance voltages of the proposed circuit and the designs in [4] and [5] are 20 mV, 53mV, and 117 mV, respectively. The relative current errors of the three circuits are plotted in Figure 7 . It shows the three designs approximately achieve the same level of accuracy. With a 1 KΩ load resistance, simulations are also performed to compare the noise performance of the three circuits. The output white noises of the proposed circuit and the designs in [4] and [5] are 6.43 /√ , 6.16 /√ and 5.3 /√ , respectively. It shows the proposed technique does not significantly affect the noise performance of the CM circuit. Figure 8 shows the simulated open loop gain 1 of the aforementioned positive feedback path. In simulation, the loop is cut at amplifier A1 positive input, to which an AC signal is injected for AC analysis. The differential amplifier depicted in Figure 10 serves as the load of the CM circuit in simulation. Due to the small load resistance , 1 is below -20dB. Using an active load with an output resistance similar to that of M1, 1 is still below -6dB, which confirms the stability analysis in Section II.
B. Proposed ORBCM circuit
Both the proposed ORBCM circuit and the simple CM circuit in Figure 4 (a) are designed with = 6 . The two circuits have the same transistor sizes, as shown in Table 3 , and only differ by that the ORBCM circuit has an extra transistor M3. The simulated output currents of the two circuits are compared in Figure 9 . Clearly, the output current of the ORBCM circuit is much more stable and the two circuits approximately have the same , , which is about the level of . When the output voltage is at 600mV, the of the ORBCM and simple CM circuits are 3.5MΩ and 310kΩ, respectively. This represents 11 times improvement by the proposed technique. Simulation also reveals that 1 = 380 Ω and 4 = 415 Ω in the aforementioned conditions. According to Equation 6 , of the ORBCM circuit is about 4.5MΩ, which is reasonably close to the value obtained from simulation. 8MΩ, respectively. This shows that has a wide distribution. In many scenarios, the requirement for CM output resistance is to be larger than, rather than tracking, a target value. Thus, the wide distribution can be tolerated as long as the majority of the distribution is larger than the target value. The minimum obtained from the 1000 MC simulations is 980KΩ, which is still 2.5 times larger than the output resistance of the simple CM circuit. Also, 99% of the obtained values are larger than 1.5MΩ, which is almost four times of the output resistance of the simple CM circuit. This demonstrates that the proposed technique remains effective at the presence of process variations and device mismatches.
With a 1K load resistance, the output white noise of the ORBCM and simple CM circuits are 5.42 /√ and 5.62 /√ , respectively. Simulations are also conducted to show the CMRR (common mode rejection ratio) of a differential amplifier can be improved by using the ORBCM circuit as its tail current source. The amplifier schematic and its transistor sizes are shown in Figure 11 . For comparison purposes, both the ORBCM circuit and simple CM circuit are used in the study. Figure 12 compares the obtained CMRRs at a common mode input level of 600mV. It shows that about 18dB improvement, from 53dB with the simple CM circuit to 71dB with the ORBCM circuit, is achieved by adding only one extra transistor in the design. 
V. Conclusions
This paper presents two low-voltage CM circuit designs using current compensation techniques to improve CM output resistance. Unlike most existing CM circuits that rely on stacked transistors in the output branch to stabilize the drain potential of the output device, the proposed circuits place only one transistor in their output branches, which helps reduce output compliance voltage. In the first proposed circuit, amplifier based feedback loops are used to achieve current compensation. Additionally, the mirror devices are not contained in the critical path of the feedback, allowing the mirror devices to operate in deep linear region without significantly affecting the effectiveness of the feedback loops. This enables the proposed design to achieve extremely compliance voltage at the level of 20 mV, which to our knowledge is the lowest compliance voltage of any implementation reported in literature. In the second design, the current compensation is achieved by copying the voltage variations at the CM Output node to its input node and matching the output resistance of the output device with the output resistance of its driver circuit. This design only requires one addition transistor compared to a simple CM circuit but can significantly improve CM output resistance. The effectiveness of the proposed design at the presence of process variation and device mismatches is verified via MC simulations. Thanks to their low compliance voltage and high output resistance, the proposed designs are suitable for various low-voltage applications.
Appendix A
This appendix derives the output resistance of the proposed high-performance CM circuit. From the small signal model shown in Figure 3 we have: 
Assuming ≈ 05 , can be approximated by:
From the above equations, can be solved as: 
Solving for from the above equations and subsequently for we find the expression: 
